Abstract-This paper presents a method to achieve backplane data transfer capabilities to and from a VME Rear Transition Module (RTM), while being in full compliance with the VME64/VIPA Specification. The VME bus is specified for data transfers only with boards plugged on the front side of the subrack. The RTMs receive power from the crate, but are not part of the actual data transfer bus. They do not plug into the J1 connector, and have no access to backplane interface logic. In this implementation, the RTM uses the feed-through pins located in the J2 connector to communicate with the corresponding front module. The front module's internal data, address, and control buses are extended to the rear. This allows the front module's interface block to control data transfers for logic devices on both sides of the same slot. All usual VME protocols to logic devices on the RTM become possible without any software adaptation. This method was implemented on several prototype modules developed for the ATLAS FTK Project. The full design and final test results are presented.
I. INTRODUCTION
HE VME Standard [1] provides for communications with the crate's front modules only, while the Rear Transition Modules (RTM) are not actually part of the VME data transfer bus. In general, the RTMs are used only to provide additional I/O to the front processing modules, and they don't require crate controller access for setup and configuration.
However, for a complex RTM, fitted with data processing blocks, full access to the logic devices is required. The same VME backplane data path used for the front modules is obviously an optimal choice of communication with the RTMs also. This paper presents a method to achieve data transfer capabilities to and from the Rear Modules, with the same options as with the devices on the front. 
II. IMPLEMENTATION
The Block Diagram for the VME data communication structure is presented in Fig. 1 . A number of user-defined, feed-through pins in connector P2/J2 are used to interface with the corresponding front module, in order to extend its local data, address, and control buses to the rear. This allows the front VME slave interface block to control data transfers for devices on both the front and the rear modules in the same slot. Fig. 1 . Data Communication Structure for the VME Rear Transition Module. The method employs the P2/J2, user-defined, feed-through pins to communicate with the corresponding front module, and extend its local data, address, and control buses to the rear.
The front module has to be custom designed to interface with the RTM, with which it shares the same geographical address and VME slot address space. The customization of the front module is limited to extending the local address bus, VME data bus and internal control lines to the user-defined P2 connector pins. This implementation uses 60 out of the total of 110 user-defined pins from connector P2/J2.
Since the rear card becomes practically an extension of the front module and uses the same slave interface, all usual VME protocols supported by the front module, such as block or chained-block transfers, are possible without any software adaptation. Any other standard VME modules can also run in the same crate, at the same time.
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A remote user, connecting via a typical Crate Controller placed in Slot 1, will see devices on this rear card as being part of the corresponding front module.
This configuration was implemented on several prototype modules developed for the ATLAS FTK Project [2] . One example is the FTK Rear Transition Module shown in Fig. 2 . Fig. 2 . Picture of one of the FTK RTMs. This 9U x 280mm VME Rear Transition Module has 6 Altera Arria V FPGAs [3] and is provided with backplane data access via the Crate CPU.
Because of the large size of this card, direct connection to the local address and data buses of the front module via the backplane feed-through pins was not possible, and an extra set of buffers was placed by the P2 connector on the rear side. These buffers are controlled by the rear side FPGAs, as they are accessed. Compared to a regular front module data transfer, the communications with the rear cards add about 60 to 80ns to each read or write cycle.
No firmware modification is required for the front module slave interface, except for taking the additional signal propagation delay into account when driving the backplane Data Acknowledge (DTACK*) signal. The timing performance for a system with both front and rear VME data access is illustrated in Fig. 3 , as measured with a Signal Tap Logic Analyzer compiled into the front module's interface FPGA. This transfer represents one Read cycle from a logic device on the Rear Transition Module. The slave's interface total DTACK* delay was set to 320ns per quad byte read or write transfer.
III. CONCLUSIONS
For a VME Rear Transition Module provided with complex data processing capabilities, some form of remote low-rate data access becomes necessary for configuration, setup, testing, and monitoring.
The data transfer method presented in this paper was implemented and tested on prototype boards designed for the ATLAS FTK Project, and has proven to allow for a very inexpensive and convenient means of communication with the VME Rear Transition Modules.
